Product Summary
The 74LVC1G79 is a single positive-edge trigger. Information on the data input is transferred to the Q-output on the LOW-to-HIGH transitionof the clock pulse. The D-input must be stable one set-up time prior to the LOW-to-HIGHclock transition for predictable operation.Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of thisdevice in a mixed 3.3 V and 5 V environment.This device is fully speciled for partial power-down applications using IOFF. The IOFFcircuitry disables the output, preventing the damaging backflow current through the devicewhen it is powered down.
Parametrics
4LVC1G79 absolute maximum ratings: (1)VCC supply voltage: -0.5-+6.5V; (2)IIK input clamping current: VI < 0 V -50mA; (3)VI input voltage: -0.5-+6.5V; (4)IOK output clamping current: VO > VCC or VO < 0 V: ±50mA; (5)VO output voltage: Active mode -0.5 -VCC + 0.5V Power-down mode -0.5-+6.5V; (6)IO output current: VO = 0 V to VCC ±50mA.
Features
74LVC1G79 features: (1)Wide supply voltage range from 1.65 V to 5.5 Vs; (2)High noise immunitys ; (3)Complies with JEDEC standard: x JESD8-7 (1.65 V to 1.95 V)x JESD8-5 (2.3 V to 2.7 V)x JESD8B/JESD36 (2.7 V to 3.6 V); (4)±24 mA output drive (VCC = 3.0 V); (5)CMOS low power consumption; (6)Latch-up performance exceeds 250 mA; (7)Direct interface with TTL levels; (8)Inputs accept voltages up to 5 V; (9)Multiple package options; (10)ESD protection: x HBM JESD22-A114E exceeds 2000 Vx MM JESD22-A115-A exceeds 200 V; (11)Speciled from -40 °C to +125 ℃。
Diagrams
Image | Part No | Mfg | Description | ![]() |
Pricing (USD) |
Quantity | ||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
![]() |
![]() 74LVC1G79 |
![]() Other |
![]() |
![]() Data Sheet |
![]() Negotiable |
|
||||||||||||
![]() |
![]() 74LVC1G79GF,132 |
![]() NXP Semiconductors |
![]() Flip Flops 3.3V D FF +EDGE TRIG |
![]() Data Sheet |
![]()
|
|
||||||||||||
![]() |
![]() 74LVC1G79GM,132 |
![]() NXP Semiconductors |
![]() Flip Flops SNGL D-TYPE POSITIVE |
![]() Data Sheet |
![]()
|
|
||||||||||||
![]() |
![]() 74LVC1G79GM,115 |
![]() NXP Semiconductors |
![]() Flip Flops 3.3V D FF +EDGE TRIG |
![]() Data Sheet |
![]()
|
|
||||||||||||
![]() |
![]() 74LVC1G79GM-G |
![]() NXP Semiconductors |
![]() Flip Flops 3.3V D FF +EDGE TRIG |
![]() Data Sheet |
![]() Negotiable |
|
||||||||||||
![]() |
![]() 74LVC1G79GF-H |
![]() NXP Semiconductors |
![]() Flip Flops 3.3V D FF +EDGE TRIG |
![]() Data Sheet |
![]() Negotiable |
|
||||||||||||
![]() |
![]() 74LVC1G79GV,125 |
![]() NXP Semiconductors |
![]() Flip Flops 2-INPUT DUAL D-TYPE |
![]() Data Sheet |
![]()
|
|
||||||||||||
![]() |
![]() 74LVC1G79GW,125 |
![]() NXP Semiconductors |
![]() Flip Flops 3.3V PICOGATE D-TYPE |
![]() Data Sheet |
![]()
|
|